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Abstract—This paper presents a family of exponential voltage
step-down switched-capacitor (ESC) converters. Considering the
demand of large-voltage-gain step-down converters in the mar-
ket, it is difficult to achieve the step-down requirement with good
efficiency for a single-stage buck converter. The two-stage con-
verter has been an effective solution for high-voltage-step-down
applications. In this paper, making use of the large-voltage-gain
conversion property of the ESC converter, a two-stage ESC-buck
converter is proposed. A mathematical tool for the accurate cal-
culation of efficiency is developed. The efficiency characteristic of
the proposed ESC converter is established. Experimental efficiency
measurements are carried out using the ESC converter proposed
and two different types of commercially available buck converter
ICs. The results show that the efficiency of the ESC-buck converter
is higher than that of a single buck converter for large-voltage-gain
applications.
Index Terms—Exponential step-down switch-capacitor con-
verter, large-voltage-gain-two-stage converter, switched capacitor
converter.
I. INTRODUCTION
THE supply voltage of modern microprocessors andapplication-specified integrated circuit chips is continu-
ously reducing, targeting for less power dissipation and larger
scale integration, to a level of less than 1 V [1]. The stan-
dard dc bus supply voltages are commonly 12, 24, and 48 V.
Large-voltage-gain dc–dc converters for electronic product ap-
plications are therefore of high demand.
Buck-based step-down dc–dc converters are usually used in
the industry as point-of-load converters, which are simple in
structure and mature in control methods, for achieving the re-
quired voltage step-down conversion [2]–[5]. For applications
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Fig. 1. Typical efficiency curve of a buck converter (From datasheet of
MAX8655).
in modern electronic devices, high power density and high effi-
ciency are among the top considerations. Increasing the switch-
ing frequency is an effective way to reduce the size of bulky
elements such as magnetic components and charge storage ca-
pacitors. However, the switching loss of the buck converter
with large-voltage-gain increases dramatically due to its extreme
small duty cycle D = Vo u tV in , which not only limits the switch-
ing frequency, but also complicates its implementation [6]–[8].
Moreover, it deteriorates the dynamic performance of the con-
verter and further reduces its efficiency due to the very short
on-time and very long freewheeling time within the switching
cycle. The drawback can be readily observed from the effi-
ciency versus input voltage curves, as shown in Fig. 1, of a buck
converter available in the market, where the converter efficiency
decreases rapidly with increasing input voltage. Converters with
transformers would be a good choice to achieve large-voltage-
gain conversion. However, this decreases the power density and
increases the cost, conflicting the requirement of modern elec-
tronic applications. As a matter of fact, the single buck-type
converter may not be able to satisfy the requirements of appli-
cations requiring large-voltage-gain conversion.
Considering the size and weight requirements in modern
electronic products, a good candidate power converter is the
switched-capacitor (SC) dc–dc converter, which has the advan-
tages of small size, light weight, high efficiency and high power
density [9]–[16]. SC converters, which consist exclusively of
0885-8993 © 2013 IEEE
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power switches and capacitors, remove magnetic components
from their topologies, become very suitable for integrated cir-
cuit (IC) implementation [17]. However, SC dc–dc converters
cannot achieve high efficiency with voltage regulation [10]–
[16], [18]–[21], which limits their applications.
The limitations of the single-stage converters have spurred
the interests in developing a new kind of high-voltage-gain two-
stage dc–dc converters [6]–[8], [22]–[29]. Such a converter is
made up of a first-stage SC converter, followed by a second-
stage buck converter. For this two-stage SC-buck converter, the
first-stage SC converter steps down the input voltage while the
second-stage buck converter mainly regulates the output volt-
age. This two-stage converter has an overall efficiency possibly
higher than the single buck converter, because the second-stage
buck converter runs at a lower input voltage with higher effi-
ciency. The energy saved by the efficiency improvement of the
second stage makes room for the first-stage converter to convert
the voltage down. It is obvious that if the energy saved by the
second-stage buck converter is higher than the energy loss con-
sumed by the first-stage converter, then the overall efficiency
will be improved. Recalling the consideration on power den-
sity, the possibility of integrated circuit implementation for the
SC stage, and high switching frequency with robust control for
the buck stage, it is highly possible that the overall two-stage
SC-buck converter can be small in size and light in weight.
Although SC converter products with efficiency as high as
98%, such as LTC1044, MAX1044, SI7660, GS7660, etc., are
available in the market, the rated power is always very low,
which limits their applications in two-stage converters. More-
over, most SC converters embedded in a two-stage converter de-
sign use a large number of switches when the voltage conversion
ratio is high [22], [27]–[30]. Besides, first-stage SC converter
with fixed conversion ratio in paper [6] also deteriorate its ad-
vantages when the input voltage is further increased. Therefore,
it is necessary to develop a type of SC converters with fewer
switches and high conversion efficiency. This paper will propose
a family of exponential voltage step-down switched-capacitor
(ESC) converters to satisfy the requirements. The ESC converter
proposed will allow the creation of a two-stage ESC-buck con-
verter which works at a higher input voltage with high efficiency
than a single-stage buck converter.
Efficiency analysis is important for the optimal design of SC
converters. SC converter circuits with different voltage conver-
sion ratios can normally be built with energy transfer using
either series or parallel connection of capacitors from the in-
put power source to the output loading. An SC converter with a
parallel-charging of capacitors from an input voltage source and
subsequently series-discharging to an output load can provide an
effective voltage step-up conversion [31]. Conversely, a series-
charging and parallel-discharging SC converter can provide an
effective voltage step-down conversion [28]. To obtain the effi-
ciency information for a number of capacitors, linearity in the
capacitor voltage has been assumed by designing the converter
using a switching frequency much higher than the reciprocal of
the time constant of the switch topology [32]. The traditional
state-space averaging technique used in PWM converters can
be readily applied. However, the technique cannot be used for
the analysis when the time constants of the state variables are
close to the switching period of the SC converter. To solve this
problem, the flying capacitors can be designed with identical
components and the SC converter circuit can thus be readily
simplified in its state-space operations as a set of first-order
RC networks of voltage to capacitor energy transfer or a set
of second-order RC networks of capacitor to capacitor energy
transfer. An average-current-based conduction loss model for
the SC converter has been proposed in [33], [34]. Using some
approximations, the model has successfully reduced each op-
eration state of the SC converter into an equivalent first-order
RC network which greatly simplifies the efficiency analysis of
the original SC converter. Alternatively, without the calculation
of the averaged current, RC networks of up to second order
are used for the calculation of the efficiency of SC convert-
ers in [28], [31], [35]. However, the family of ESC converters
proposed in this paper has state-space RC subcircuits of order
higher than two depending on the voltage step-down require-
ment. Therefore, a mathematical tool for the accurate calcula-
tion of efficiency of the ESC converter will be developed in this
paper.
As previously mentioned, the efficiency of the two-stage con-
verter can be higher than a single-stage buck converter. However,
no study has been conducted to identify the exact requirements
for improving the overall efficiency of the two-stage converter,
and to quantify the improvement achievable over a single-stage
buck converter. This paper will answer these questions by the
mathematical tool developed.
This paper is organized as follows. Section II proposes a fam-
ily of ESC converters and describes their working principle.
Section III proposes a mathematical tool for the fast calcula-
tion of efficiency of the ESC converter. Section IV introduces
the two-stage ESC-buck converter. Section V shows the area of
improvements of the two-stage ESC-buck converter. Section VI
shows the experimental results of the ESC-buck converter. Sec-
tion VII concludes this paper.
II. FAMILY OF EXPONENTIAL STEP-DOWN SC CONVERTERS
A second-order SC converter will be introduced in the next
section. Subsequently, the converter will be generalized to a
family of exponential SC converters.
A. Topology and Operation of a Second-Order Exponential
SC Converter
An SC step-down converter as shown in Fig. 2(a) is proposed
in this paper. It is a second-order flying-capacitor converter
which has a voltage transfer ratio of Vo =
( 1
2
)2
Vin . Comparing
with the SC converters in [28] and [30], the ESC converter
introduced in the next section which is to be generalized uses
fewer switches.
For this proposed converter, we use the switch timing diagram
shown in Fig. 2(b), where the first stage timing (φ10 , φ11) has a
phase delay of T4 relative to the second stage timing (φ20 , φ21).
Fig. 3 shows the four main operating states of the SC con-
verter, neglecting the much shorter deadtime state as indicated
in Fig. 2(b). With reference to Fig. 3, the flying capacitor Cf 1
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Fig. 2. Proposed SC converter and its timing diagram. (a) Topology. (b) Timing
diagram.
Fig. 3. Four main states of the proposed SC converter. (a) State 1. (b) State 2.
(c) State 3. (d) State 4.
TABLE I
SIMULATION PARAMETERS OF THE PROPOSED SC CONVERTER
is in parallel with C11 in states 2, 3 and with C10 in states 1, 4.
While the flying capacitor Cf 2 is in parallel with C12 in states
1, 2 and with the input of the next stage circuitry in states 3, 4.
A SPICE model of the second-order SC converter with sim-
ulation parameters shown in Table I is built. The simulation
Fig. 4. Simulation waveforms of each capacitor of the proposed SC converter.
(a) Waveforms from top to bottom: V11 , Vf 1 , and V10 . (b) Waveforms from top
to bottom: V12 , Vf 2 and V11 + V10 .
result shown in Fig. 4 gives the detailed waveforms of capacitor
voltages of the converter.
B. Generalization to Higher Order Exponential
Step-Down SC Converter
By comparing the topology of Fig. 2 with the basic structure
shown in Fig. 5(a) [9], an extended structure can be identified as
shown in Fig. 5(c) which allows repeated applications to form
a series of exponential SC converters. Fig. 6 shows the second-
order and third-order exponential SC converters. In general, by
cascading n− 1 extended structures and a basic structure, an
nth-order ESC converter is formed with an output voltage given
by
Vo =
(
1
2
)n
Vin . (1)
In this paper, the interleaved control method shown in
Fig. 2(b) can be easily generalized to the nth-order ESC con-
verter. Each structure of the ESC converter is switching at a
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Fig. 5. Generalized exponential SC converter’s structures. (a) Basic struc-
ture. (b) Basic structure timing diagram. (c) Extension structure. (d) Extension
structure timing diagram.
period of T . The timing (φk1 , φk2) of the kth structure has a
phase delay of T2n relative to the timing of the (k − 1)th struc-
ture, where k = 2, 3, . . . , n.
III. EFFICIENCY ANALYSIS OF THE ESC CONVERTER
Efficiency analysis is important for the design of an SC con-
verter. Usually, state-space averaging is effective for the analysis
of pulse-width-modulated power electronic converters, where
the time constants of state variables are designed to be much
longer than the reciprocal of the switching frequency and can
be regarded as piece-wise linear within a switching period [32].
The piece-wise-linear property of the state variables allows lo-
cal linear averaging within each substate followed by an over-
all duty-cycle-weighted averaging of all substates to obtain an
averaged system equation for a switching period. The state-
space-averaged system equation is often considered as being
continuous for the frequencies interested. However, state-space
averaging cannot be directly applied to the SC converter for
the reason that the time constants of state variables are close to
the switching period, and therefore, state variables are exponen-
tially varying. More general techniques for the calculation of
steady-state solution of power converters can be found in [36]
and [37]. The steady-state solution can be used for the calcu-
lation of converter efficiency, small signal response, or subse-
quent circuit-parameter optimization. The methods start with
the state-space formulation for each operating mode within a
switching period and look for steady-state solutions using some
closed-form solutions which are solved numerically. Numerical
Fig. 6. Generalized exponential SC converter. (a) Second-order exponential
SC converter. (b) Third-order exponential SC converter.
calculation can be time consuming while analytical calculation
can be difficult to obtain [36]. Moreover, the technique proposed
in [37] optimizes for efficiency and output ripples by selecting
a set of best switching time instances within a switching cycle
under different loading conditions. The procedure is, however,
rather complicated in both analytical and numerical calculations
for the SC converter proposed in this paper.
Although a full analytical equation can be difficult to obtain, a
discrete-time analysis can readily be formulated for high-order
capacitor circuits which can be difficult to analyze using meth-
ods in [28], [31], and [33]–[37]. The discrete time analysis can
be accurate by using a sufficiently small discrete time interval.
The formulation will be illustrated as follows.
Considering the time-varying capacitor voltage as shown in
Fig. 7, the state equation is given as
I(t) = C
dV (t)
dt
(2)
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Fig. 7. Capacitor voltage waveform.
Fig. 8. Second-order ESC converter with consideration of the ESRs.
which can be approximated as
I(t) = C
ΔV (t)
Δt
(3)
for an interval Δt = TN , where T is the switching period and N
is a sufficiently large integer.
Within a period, the capacitor voltage is represented in the
discrete-time domain with equal spacing Δt, as a sequence of
{V (1), V (2), . . . , V (i), . . . , V (N + 1)}. Using (3), a discrete-
time state equation can be written as
V (i) = V (i− 1) + ReqI(i) (4)
where
Req =
T
NC
. (5)
To illustrate the discrete-time state-space analytical tech-
nique, the second-order ESC converter will be used as an exam-
ple circuit in the next section.
A. Analysis of the Second-Order ESC Converter
The second-order ESC circuit shown in Fig. 8 will be analyzed
in this section. All effective resistors including the capacitor
ESRs are incorporated in the analysis for better accuracy in the
Fig. 9. Equivalent circuit of the four-stage of operation. (a) State 1. (b) State
2. (c) State 3. (d) State 4.
efficiency calculation. For each discrete time i, the state equation
is defined as
V(i) = V(i− 1) + ReqI(i) (6)
where
V(i) = [V10(i), V11(i), V12(i), Vf 1(i), Vf 2(i) ]
T (7)
and
I(i) = [ I10(i), I11(i), I12(i), If 1(t), If 2(i) ]
T (8)
are the state-column vectors at time i, and
Req =
⎡
⎢
⎢
⎢
⎣
Req10 0 0 0 0
0 Req11 0 0 0
0 0 Req12 0 0
0 0 0 Reqf 1 0
0 0 0 0 Reqf 2
⎤
⎥
⎥
⎥
⎦
(9)
is the equivalent-resistance diagonal matrix with element
Reqxx = TN Cx x given by (5), where the subscript xx =
10, 11, 12, f1, and f2. The ESC converter goes through four
states in its normal operation, as shown in Fig. 9. For each state
k = 1, 2, 3, 4, a general state equation can be formulated as
V(i) = AkV(i− 1) + BkUk , (10)
where
Ak =
⎡
⎢
⎢
⎢
⎣
ak,11 ak,12 ak,13 ak,14 ak,15
ak,21 ak,22 ak,23 ak,24 ak,25
ak,31 ak,32 ak,33 ak,34 ak,35
ak,41 ak,42 ak,43 ak,44 ak,45
ak,51 ak,52 ak,53 ak,54 ak,55
⎤
⎥
⎥
⎥
⎦
(11)
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Bk =
⎡
⎢
⎢
⎢
⎣
bk,11 bk,12
bk,21 bk,22
bk,31 bk,32
bk,41 bk,42
bk,51 bk,52
⎤
⎥
⎥
⎥
⎦
(12)
and
Uk =
[
Vin(i)
Io(i)
]
. (13)
The matrix elements can be readily determined by nodal anal-
ysis for each state and therefore their expressions are omitted
for brevity.
The number M of time points for each state is equally as-
signed, such that N = 4M . The end point of state variables of
each state can be calculated by successive applications of (10)
for each time point. Eventually, we have for each k,
V(kM) = AMk V((k − 1)M)
+ (Ak − I)−1(AMk − I)BkUk . (14)
At steady state, the condition
V(4M) = V(0) (15)
holds. Hence, using (15), the steady-state solution is obtained
as
V(0) = (I−AM1 AM2 AM3 AM4 )−1
×
[
AM4 A
M
3 A
M
2 (A1 − I)−1(AM1 − I)B1U1
+ AM4 A
M
3 (A2 − I)−1(AM2 − I)B2U2
+ AM4 (A3 − I)−1(AM3 − I)B3U3
+ (A4 − I)−1(AM4 − I)B4U4
]
. (16)
The time points of state variables within a switching cycle at
steady state can readily be calculated using (16) and (10). It
should be noted that the aforementioned procedure is much
simpler than that used in [37] for obtaining the steady-state so-
lution, and the calculated results will be used for the calculations
of the loss in each resistor and the output power.
1) Loss in Each Resistor
ER = fs
N∑
n=1
RiI
2
R (n)
T
N
=
1
N
N∑
n=1
RI2R (n). (17)
2) Output Power
Eo = fs
N∑
n=1
V10(n)Io
T
N
=
1
N
N∑
n=1
IoV10(n). (18)
So, the overall efficiency can be calculated as
η =
Eo
Eo +
∑
ER
× 100% (19)
where
∑
ER is the sum of all losses in resistors including the
losses in Rdson of the switches.
TABLE II
EXPERIMENT AND SIMULATION PARAMETERS
B. Experiment Verification
In order to verify the validity of the discrete-time calcula-
tion method, SPICE simulation waveforms and experimental
measurements based on the second-order ESC converter are
performed using the parameters given in Table II. Fig. 10 shows
comparisons of the waveforms from SPICE simulations and
discrete-time calculations. The waveforms match well if we
ignore the short-state transition dead times which are not con-
sidered by the discrete-time calculations. Fig. 11 shows a com-
parison of the results from the experiment and discrete-time
calculations. The experimental results match well with the cal-
culations.
IV. EXPONENTIAL SC-BUCK CONVERTER
A family of ESC converters have been introduced in Sec-
tion II. It can be readily seen that the ESC converters have a
fixed conversion ratio of ( 12 )
n
. The lack of voltage regulation
will dramatically limit their applications. While papers [6], [7],
[22]–[24], [26]–[28] show that a two-stage converter can have
a better efficiency than that of a single buck converter for large-
voltage-gain conversion applications. The voltage regulation can
be obtained from a second-stage buck converter. Here, the ESC
converter can be used for this two-stage converter application,
where the voltage conversion ratio is exponentially selectable
and the conversion efficiency is properly maintained.
In this paper, the ESC converter is used as the first-stage
converter of the two-stage converter. Fig. 12 shows an example
of the second-order ESC-buck converter. The first stage is a
second-order ESC converter to step-down the input voltage to
its quarter to improve system efficiency, while the second-stage
buck converter regulates the output voltage.
In this two-stage ESC-buck converter topology, the first-stage
ESC converter can have a freedom of choosing an order which
suits best the application requirements.
V. THEORETICAL POSSIBILITY OF EFFICIENCY IMPROVEMENTS
OF A TWO-STAGE CONVERTER OVER
A SINGLE-STAGE CONVERTER
In a two-stage converter, the overall efficiency is the product
of the efficiencies of the two stages. Denoting the first-stage
efficiency as η1 , and the second-stage efficiency as η2 , the overall
efficiency of the two-stage converter is η1η2 . If the first-stage
converter is removed, then the second-stage converter will work
at an undesirably high input voltage that results in an efficiency
of η2 −Δη2 , i.e., a drop of Δη2 . For a more efficient two-stage
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Fig. 10. Comparisons of calculated and SPICE-simulated waveforms. (a)–(d)
are calculated results. (e)–(h) are SPICE simulated results. (a) If 1 . (b) If 2 . (c)
V11 ,Vf 1 , and V10 from top to bottom, respectively. (d) V12 ,Vf 2 , and V11 + V10
from top to bottom, respectively. (e) If 1 . (f) If 2 . (g) V11 ,Vf 1 , and V10 from
top to bottom, respectively. (h) V12 , Vf 2 , and V11 + V10 from top to bottom,
respectively.
converter, we have
η1η2 − (η2 −Δη2) > 0, i.e.,
η1 > 1− Δη2
η2
. (20)
Equation (20) indicates that a larger Δη2/η2 gives more head-
room for a two-stage converter to have efficiency improvement.
This property will be used for explaining the efficiency improve-
ment of a two-stage converter over a single-stage converter in
the next section.
Fig. 11. Comparison of results from experiment and discrete-time calculation
at three switching frequencies.
Fig. 12. Second-order ESC-buck converter.
TABLE III
MAIN PARAMETERS OF THE TWO BUCK CONVERTERS
VI. EFFICIENCY ANALYSIS OF ESC-BUCK CONVERTER USING
EXPERIMENTAL RESULTS
In order to analyze the properties of the ESC-buck converter,
several prototypes have been built. In this paper, two commer-
cially available buck converter ICs, MAX8655 and IR3820, are
used. The parameters of the two buck converters are shown in
Table III. Meanwhile, a separate ESC converter is also built
with discrete components. Table IV shows the parameters of the
ESC-buck converters that are constructed with IC MAX8655
and IR3820 as the second stage.
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TABLE IV
PARAMETERS OF THE ESC-BUCK CONVERTERS
Fig. 13. Efficiency curves of MAX8655 buck converter. (a) Buck converter
efficiency versus input voltage. (b) Buck converter efficiency versus output
power.
A. Efficiencies of Single-Stage Buck Converters
Fig. 13(a) shows the measured efficiency of the buck con-
verter using MAX8655 versus input voltage, which is typical
compared with the data sheet from the manufacturer. Fig. 13(b)
shows the efficiency improvement for an input voltage reduc-
tion from 20 to 10 V and 5 V. It is therefore expected from (20)
that there will be efficiency improvement by inserting a first- or
second-order ESC converter in front of the buck converter IC
MAX8655 to a 20 V supply voltage. Furthermore, at low output
power, the efficiency of the second-order ESC-buck converter
can be better than the first-order ESC-buck converter.
Fig. 14. Efficiency curves of IR3820 buck converter. (a) Buck efficiency at
different input voltage. (b) Buck efficiency at different output power.
Fig. 14 shows the efficiency of the buck converter using
IR3820. From Fig. 14(a) and (20), the headroom of efficiency
improvement by inserting a second-order ESC converter can
be better than a first-order ESC converter, in front of the buck
converter using IR3820.
B. Efficiency of ESC-Buck Converters
The buck converters analyzed in the last section are con-
nected with a front-end first- or second-order ESC converter for
efficiency improvement. Fig. 15(a) gives the efficiency compar-
ison of first-order and second-order ESC-buck converter using
the buck IC MAX8655. The second-order ESC-buck converter
has a better efficiency than the first-order ESC converter when
the input voltage is higher than 26 V. In Fig. 15(b), as ex-
pected from the analysis in the last section, the two-stage first-
or second-order ESC-buck converter can generally have higher
efficiency than the single-stage MAX8655 buck converter for
large-voltage-gain applications. The first- or second-order ESC-
buck converter excels at different loading conditions. However,
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Fig. 15. Efficiency analysis of ESC-buck converter using MAX8655 at an
regulated output voltage of 1.2 V. (a) ESC-buck Efficiency versus input voltage
at 30 kHz with 10 A output. (b) Comparison of efficiencies using different order
ESC-buck converters with front-end ESC operating at 30 kHz and an input
voltage of 20 V. (c) Comparison of efficiencies using different order ESC-buck
converters with front-end ESC operating at 30 kHz and an input voltage of 30 V.
when operating at an even higher input voltage of 30 V, which is
over the input voltage ratings of a single-stage MAX8655 buck
converter, the efficiency of the second-order ESC-buck con-
verter is higher than that of the first-order ESC-buck converter
for the load range specified.
Fig. 16. Efficiency analysis of ESC-buck converter using IR3820 at a regulated
output voltage of 1.8 V. (a) ESC-buck Efficiency versus input voltage at 30 kHz
with 5 A output. (b) Comparison of efficiencies using different order ESC-buck
converters with front-end ESC operating at 30 kHz and an input voltage of
20 V. (c) Comparison of efficiencies using different order ESC-converters with
front-end ESC operating at 30 kHz and an input voltage of 30 V.
Fig. 16 shows that converters using IR3820 have similar effi-
ciency properties. The only difference is that the second-order
ESC-buck converter can have better efficiency than the first-
order ESC-buck converter at a wider input voltage range due to
the larger efficiency headroom.
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VII. CONCLUSION
This paper presents a family of SC converters which can step-
down the input voltages at a ratio that increases exponentially
with their orders. Experimental results verify the performance
of the proposed converters. Because of the lack of voltage reg-
ulation, the application of the proposed converter is limited.
However, there are numerous commercially available buck in-
tegrated circuits whose efficiencies generally deteriorate with
increasing input voltage. Thus, the combined application of the
ESC converter as a front-end converter and a regulated buck
converter can provide a large-voltage-step-down ratio for reg-
ulated dc–dc conversion applications. Analysis based on the
efficiency headroom of individual buck converter ICs, the two-
stage ESC-buck converter can have an overall efficiency better
than a single-stage buck converter for the large-voltage-step-
down ratio applications. The efficiency analysis is supported by
experimental results and explained with discrete-time efficiency
analysis. Considering the possibilities of the integration of two-
stage ESC-buck converters, these integrated large-voltage-step-
down ratio dc–dc converters are expected to have a strong com-
petitive niche in the market.
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